All Exams
  1. All Exams
  2. /
  3. AIIMS Paper Wise PYQs
  4. /
  5. AIIMS 2019 26th May
  6. /
  7. Question
  1. All Exams
  2. /
  3. AIIMS Chapter Wise PYQs
  4. /
  5. Physics - Semiconductors
  6. /
  7. Question

Q133 / 180 · AIIMS 2019 (26 May) · Physics

Q3 / 77 · AIIMS 2019 (26 May) · Physics · Semiconductors · Logic gates

The waveforms $A$ and $B$ given below are given as input to a NAND gate. Then its logic output $Y$ is Figure

  • A
    for $t_1$ to $t_2 ; Y=0$
  • B
    for $t_2$ to $t_3 ; Y=1$
  • Correct answer
    C
    for $t_3$ to $t_4 ; Y=1$
  • D
    for $t_4$ to $t_5 ; Y=0$

Hence, the correct answer is option: 'C'.

PreviousNext

Relevant Questions

  • Assertion : The logic gate NOT can be built using diode. Reason : The output voltage and input voltage of the diode have phase difference.25 May, 2019•Logic gates
  • Output of the given circuit is26 May, 2018•Logic gates
  • The output for the given, circuit is2016•Logic gates
  • Assertion : The output voltage and the input voltage of the NOT gate have phase difference. Reason : The logic NOT can be built using diode.2015•Logic gates
  • Which logic gate is represented by the following combination of logic gates in figure?2014•Logic gates
  • The circuit as shown in figure, the equivalent gate is2013•Logic gates

Joint Entrance Examination

  • JEE Main
  • NTA Abhyas (JEE Main)
  • JEE Advanced
  • MHTCET
  • COMEDK
  • BITSAT
  • WBJEE
  • KCET
  • AP EAMCET
  • TS EAMCET
  • VITEEE
  • Manipal (MET)
  • IAT (IISER)
  • NEST (NISER)
  • KVPY
  • NDA

Medical

  • NEET
  • AIIMS
  • JIPMER
  • NEET NTA
  • MHT-CET (PCB)

© Scoremarks Technologies Private Limited

  • Privacy policy
  • Refund & cancellation policy